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A	  great	  challenge	  for	  future	  informaDon	  technologies	  is	  building	  reliable	  systems	  on	  top	  of	  unreliable	  components.	  Parameters	  of	  modern	  and	  future	  technology	  
devices	  are	  affected	  by	  severe	  levels	  of	  process	  variability	  and	  devices	  will	  degrade	  and	  even	  fail	  during	  the	  normal	  lifeDme	  of	  the	  chip	  due	  to	  aging	  mechanisms.	  
These	  extreme	  levels	  of	  variability	  are	  caused	  by	  the	  high	  device	  miniaturizaDon	  and	  the	  random	  placement	  of	   individual	  atoms.	  Variability	   is	  considered	  a	  “red	  
brick”	   by	   the	   InternaDonal	   Technology	   Roadmap	   for	   Semiconductors.	   The	   session	   is	   devoted	   to	   this	   topic	   presenDng	   research	   experiences	   from	   the	   Spanish	  
Network	  on	  Variability	  called	  VARIABLES.	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Error in SRAM metrics comparing two 
and four injectors
Error in mean and std. deviation of 
SRAM metrics for different injector





• Injector‐based variability modeling can work fo
beyond 22nm technologies
 New effects must be considered: DIBL and Subthreshold
slope
• Approach validated through benchnarking
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